Nick Brassel
|
67df06eb44
|
Fixup cipulot eeprom. (#23280)
|
2024-03-14 17:52:30 +00:00 |
Cipulot
|
ed791972e1
|
Cipulot refactoring (#22368)
Co-authored-by: Drashna Jaelre <drashna@live.com>
Co-authored-by: Joel Challis <git@zvecr.com>
|
2024-02-26 13:05:10 +11:00 |
Joel Challis
|
e884e42ce9
|
Generalise ADC driver source inclusion (#22448)
|
2023-11-12 22:30:27 +00:00 |
Duncan Sutherland
|
ebec17adea
|
Add 'JIS' form factor layouts (#21220)
|
2023-07-08 00:36:34 +10:00 |
Ryan
|
ef6a712899
|
Even more `info.json` whitespace cleanups (#20703)
|
2023-05-04 19:09:59 +10:00 |
|
Ryan
|
47966dc2a6
|
Migrate `rgblight.pin` and `RGB_DI_PIN` to `ws2812.pin` (#20303)
|
2023-04-06 18:00:54 +10:00 |
|
Ryan
|
d8aec71e48
|
Remove trailing zeroes in info.json layouts (#20156)
|
2023-03-17 14:21:53 +00:00 |
|
Cipulot
|
4283e69ac7
|
RF R1 8-9Xu PCB (#20048)
Co-authored-by: Tom Barnes <barnestom@me.com>
Co-authored-by: Drashna Jaelre <drashna@live.com>
|
2023-03-14 07:41:06 +00:00 |