qmk-dactyl-manuform-a/drivers/avr/i2c_master.c

210 lines
5.0 KiB
C
Raw Normal View History

/* Library made by: g4lvanix
* Github repository: https://github.com/g4lvanix/I2C-master-lib
*/
#include <avr/io.h>
#include <util/twi.h>
#include "i2c_master.h"
2018-06-13 05:37:06 +02:00
#include "timer.h"
#include "wait.h"
#ifndef F_SCL
# define F_SCL 400000UL // SCL frequency
#endif
#define Prescaler 1
#define TWBR_val ((((F_CPU / F_SCL) / Prescaler) - 16) / 2)
void i2c_init(void) {
TWSR = 0; /* no prescaler */
TWBR = (uint8_t)TWBR_val;
#ifdef __AVR_ATmega32A__
// set pull-up resistors on I2C bus pins
PORTC |= 0b11;
// enable TWI (two-wire interface)
TWCR |= (1 << TWEN);
// enable TWI interrupt and slave address ACK
TWCR |= (1 << TWIE);
TWCR |= (1 << TWEA);
#endif
}
i2c_status_t i2c_start(uint8_t address, uint16_t timeout) {
// reset TWI control register
TWCR = 0;
// transmit START condition
TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
2018-06-13 05:37:06 +02:00
2018-06-20 22:26:43 +02:00
uint16_t timeout_timer = timer_read();
while (!(TWCR & (1 << TWINT))) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 22:26:43 +02:00
return I2C_STATUS_TIMEOUT;
2018-06-13 05:37:06 +02:00
}
2018-06-20 22:26:43 +02:00
}
2018-05-16 04:30:58 +02:00
// check if the start condition was successfully transmitted
if (((TW_STATUS & 0xF8) != TW_START) && ((TW_STATUS & 0xF8) != TW_REP_START)) {
return I2C_STATUS_ERROR;
}
2018-05-16 04:30:58 +02:00
// load slave address into data register
TWDR = address;
// start transmission of address
TWCR = (1 << TWINT) | (1 << TWEN);
2018-06-13 05:37:06 +02:00
2018-06-20 22:26:43 +02:00
timeout_timer = timer_read();
while (!(TWCR & (1 << TWINT))) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 22:26:43 +02:00
return I2C_STATUS_TIMEOUT;
2018-06-13 05:37:06 +02:00
}
2018-06-20 22:26:43 +02:00
}
2018-05-16 04:30:58 +02:00
// check if the device has acknowledged the READ / WRITE mode
uint8_t twst = TW_STATUS & 0xF8;
if ((twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK)) {
return I2C_STATUS_ERROR;
}
2018-05-16 04:30:58 +02:00
return I2C_STATUS_SUCCESS;
}
i2c_status_t i2c_write(uint8_t data, uint16_t timeout) {
// load data into data register
TWDR = data;
// start transmission of data
TWCR = (1 << TWINT) | (1 << TWEN);
2018-06-13 05:37:06 +02:00
2018-06-20 22:26:43 +02:00
uint16_t timeout_timer = timer_read();
while (!(TWCR & (1 << TWINT))) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 22:26:43 +02:00
return I2C_STATUS_TIMEOUT;
2018-06-13 05:37:06 +02:00
}
2018-06-20 22:26:43 +02:00
}
2018-05-16 04:30:58 +02:00
if ((TW_STATUS & 0xF8) != TW_MT_DATA_ACK) {
return I2C_STATUS_ERROR;
}
2018-05-16 04:30:58 +02:00
return I2C_STATUS_SUCCESS;
}
int16_t i2c_read_ack(uint16_t timeout) {
// start TWI module and acknowledge data after reception
TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
2018-06-13 05:37:06 +02:00
2018-06-20 22:26:43 +02:00
uint16_t timeout_timer = timer_read();
while (!(TWCR & (1 << TWINT))) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 22:26:43 +02:00
return I2C_STATUS_TIMEOUT;
2018-06-13 05:37:06 +02:00
}
2018-06-20 22:26:43 +02:00
}
2018-06-13 05:37:06 +02:00
// return received data from TWDR
return TWDR;
}
int16_t i2c_read_nack(uint16_t timeout) {
// start receiving without acknowledging reception
TWCR = (1 << TWINT) | (1 << TWEN);
2018-06-13 05:37:06 +02:00
2018-06-20 22:26:43 +02:00
uint16_t timeout_timer = timer_read();
while (!(TWCR & (1 << TWINT))) {
if ((timeout != I2C_TIMEOUT_INFINITE) && ((timer_read() - timeout_timer) >= timeout)) {
2018-06-20 22:26:43 +02:00
return I2C_STATUS_TIMEOUT;
2018-06-13 05:37:06 +02:00
}
2018-06-20 22:26:43 +02:00
}
2018-06-13 05:37:06 +02:00
// return received data from TWDR
return TWDR;
}
i2c_status_t i2c_transmit(uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout) {
2018-06-23 03:26:30 +02:00
i2c_status_t status = i2c_start(address | I2C_WRITE, timeout);
2018-05-16 04:30:58 +02:00
for (uint16_t i = 0; i < length && status >= 0; i++) {
status = i2c_write(data[i], timeout);
}
2018-05-16 04:30:58 +02:00
i2c_stop();
2018-05-16 04:30:58 +02:00
return status;
}
i2c_status_t i2c_receive(uint8_t address, uint8_t* data, uint16_t length, uint16_t timeout) {
2018-06-23 03:26:30 +02:00
i2c_status_t status = i2c_start(address | I2C_READ, timeout);
for (uint16_t i = 0; i < (length - 1) && status >= 0; i++) {
2018-06-23 03:26:30 +02:00
status = i2c_read_ack(timeout);
if (status >= 0) {
data[i] = status;
}
}
2018-05-16 04:30:58 +02:00
if (status >= 0) {
status = i2c_read_nack(timeout);
if (status >= 0) {
data[(length - 1)] = status;
}
2018-06-23 03:26:30 +02:00
}
i2c_stop();
2018-05-16 04:30:58 +02:00
return (status < 0) ? status : I2C_STATUS_SUCCESS;
}
i2c_status_t i2c_writeReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout) {
2018-06-23 03:26:30 +02:00
i2c_status_t status = i2c_start(devaddr | 0x00, timeout);
if (status >= 0) {
status = i2c_write(regaddr, timeout);
for (uint16_t i = 0; i < length && status >= 0; i++) {
status = i2c_write(data[i], timeout);
}
}
i2c_stop();
return status;
}
i2c_status_t i2c_readReg(uint8_t devaddr, uint8_t regaddr, uint8_t* data, uint16_t length, uint16_t timeout) {
2018-06-23 03:26:30 +02:00
i2c_status_t status = i2c_start(devaddr, timeout);
if (status < 0) {
goto error;
}
2018-06-23 03:26:30 +02:00
status = i2c_write(regaddr, timeout);
if (status < 0) {
goto error;
}
2018-06-23 03:26:30 +02:00
status = i2c_start(devaddr | 0x01, timeout);
for (uint16_t i = 0; i < (length - 1) && status >= 0; i++) {
status = i2c_read_ack(timeout);
2018-06-23 03:26:30 +02:00
if (status >= 0) {
data[i] = status;
}
}
if (status >= 0) {
status = i2c_read_nack(timeout);
if (status >= 0) {
data[(length - 1)] = status;
}
2018-06-23 03:26:30 +02:00
}
error:
i2c_stop();
return (status < 0) ? status : I2C_STATUS_SUCCESS;
}
void i2c_stop(void) {
// transmit STOP condition
TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWSTO);
}